


# PRIOR ART

FIG. 1




FIG. 2



# PRIOR ART


FIG. 3



configured to illustrate loop 1A:







configured to illustrate loop 2B:








FIG. 9




FIG. 10

[illegible]

FIG. 11





FIG. 12






FIG. 13B




FIG. 14

Originally Filed  
Informal Drawings



FIG. 15



# Error Amplifier Stabilization

Originally Filed  
Informal Drawings




FIG. 16




FIG. 17

Originally Filed  
Informal Drawings



FIG. 18

Originally Filed  
Informal Drawings



FIG. 19